S PATENT AND TRADEMARK OFFICE IN THE UNITED S

In re Application of:

JUSTIN K. BRASK JACK KAVALIEROS MARK L. DOCZY **UDAY SHAH** CHRIS E. BARNS MATTHEW V. METZ SUMAN DATTA ANNALISA CAPPELLANI ROBERT S. CHAU

Serial No.: 10/828,958

Filed:

April 20, 2004

For:

A METHOD FOR MAKING A SEMICONDUCTOR DEVICE HAVING A HIGH-K GATE DIELECTRIC LAYER AND A METAL GATE ELECTRODE

Art Unit: 2812

Examiner: unknown

Attorney Docket: P18609

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

INFORMATION DISCLOSURE STATEMENT

Sir:

This Information Disclosure Statement is being submitted under 37 C.F.R. §1.97(b). Enclosed is a copy of Information Disclosure Citation Form PTO-1449 together with a copy of the reference cited on that form. It is respectfully requested that the cited reference be considered and that the enclosed copy of Information Disclosure Citation Form PTO-1449 be initialed by the Examiner to indicate such consideration and a copy thereof returned to applicant(s).

Pursuant to 37 C.F.R. § 1.97, the submission of this Information Disclosure Statement is not to be construed as a representation that a search has been made - 1 -LJV/cak (10/01/97)

and is not to be construed as an admission that the information cited in this statement constitutes prior art or is otherwise material to patentability.

Respectfully submitted,

Dated: 0ct. 5, 2004

Mark V. Seeley Reg. No. 32,299

Intel Corporation Mail Stop SC4-202 2200 Mission College Blvd. Santa Clara, CA 95052-8119 (408) 765-7382

FIRST CLASS CERTIFICATE OF MAILING

(37 C.F.R. § 1.8(a))

I hereby certify that this correspondence is being deposited with the United States Postal Service as First Class mail with sufficient postage in an envelop addressed to the Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on

Date of Deposit

Name_of Person Mailing Correspondence

Signature

Date

Form PTO-1449 (Modified) Atty Docket					o.: P18609	Serial	Serial No.: 10/828,958				
List of Patents and Publications Statement (Use several sheets if necessary)						Applic	Applicant: Justin K. Brask et al.				
(Use se	veral s	heets if i	necessary)		့်)	Filing Date: April 6					
\ \\\					7 2004 &		Filing Date: April 20, 2004				
REFERI	ENCE	DESIGN	IATION	N. A. P. ID	ATENT DO	CUMENTS					
Examiner Initials			Document No.					Sub- Class		Filing date if appropriate	
		AA	6,255,698		Gardner et al.		257	369			
		AB	6,410,376 B1		Ng et al.		438	199	-		
		AC	6,586,288 B2 US 2002/0058374 A1		Kim et al.		438	183	-		
		AD AE	05 2002	70058374 AT	Kim et al.		438	228		·····	
		AF					-		+		
		AG							+		
		AH							1		
		Al									
		AJ									
		AK							-		
		AL AM	 	·			-		+		
		AN					-		 		
		AO							 		
I		Docum	nent No.	FORE	GN PATENT DO	CUMENTS	Class	Sub-Cla	ss	Translation	
	AP		399 784 AZ						- I -		
	AQ	GB 2	358 737 A	4/24/2001							
	AR	·									
			OTHER A	RT (Includin	g Author, Title, I	Date, Pertin	ent Pages,	etc.)			
			etz et al., "A ayer and a l	A Method for N Metal Gate Ele	Making a Semicor ectrode", Serial N	nductor Dev o. 10/839,07	ice Having 7, Filed Ma	a High-K G ny 4, 2004	ate D	ielectric	
8		AT				• •					
		AU									
		AV					·				
		ΑW						-			
		AX							-		
		AY									
		AZ									
Examin	er			C	ate Considered						
EXAMIN	NER:	Initial if ron	eference conforma	onsidered, who	ether or not citationsidered. Include	on is in confe de copy of th	ormance wi	th MPEP 6	09; D munic	raw line cation to	